Xtensa: Difference between revisions
From esoterum.org
Jump to navigationJump to search
| Line 2: | Line 2: | ||
*[http://www.tensilica.com/partners/univ_licensing_policy.htm University Program Liscensing] | *[http://www.tensilica.com/partners/univ_licensing_policy.htm University Program Liscensing] | ||
*[https://www1.tensilica.com/support_03/Support/index.asp University Program Site] | *[https://www1.tensilica.com/support_03/Support/index.asp University Program Site] | ||
*[http://tech.groups.yahoo.com/group/tensilicausers/ Tensilica users group], Yahoo | |||
=== Compiler === | === Compiler === | ||
Revision as of 17:58, 22 July 2008
Tensilica
Compiler
IDE
- Christopher Songer, Eclipse platform eases SoC development, EE Times (09/12/2003 8:59 AM EDT)
- Dror Maydan and Steve Leibson, Tensilica, Optimizing C programs for embedded SoC applications: Guidelines for optimizing C programs in embedded SoC applications, Embedded.com, (10/10/06, 09:00:00 AM EDT)
Related Papers
- Publications related to Tensilica's Xtensa 7 Extensible Architecture
- Seng Lin Shee, Andrea Erdos, and Sri Parameswaran, Architectural Exploration of Heterogeneous Multiprocessor Systems for JPEG, International Journal of Parallel Programming, Vol. 36, No. 1, February 2008 (© 2007)
- Newton Cheung, Jorg Henkel, Sri Parameswaran, Rapid Configuration and Instruction Selection for an ASIP: A Case Study Proceedings of the conference on Design, Automation and Test in Europe, 2003
- -University of New South Wales
- Seng Lin Shee, Andrea Erdos, Sri Parameswaran, Heterogeneous multiprocessor implementations for JPEG:: a case study, Proceedings of the International Conference on Hardware Software Codesign, pages 217-222, 2006
- -University of New South Wales
- Seng Lin Shee & Sri Parameswaran. Design Methodology for Pipelined Heterogeneous Multiprocessor System. In Design Automation Conference (DAC'07), page 6pp, San Diego, CA, USA, 2007.
- -University of New South Wales
