CSE591 Low Power Architecture/Project II: Difference between revisions

From esoterum.org
Jump to navigationJump to search
No edit summary
No edit summary
Line 1: Line 1:
Addressing the power cost of switching overhead in [[DVFS|Dynamic Voltage and Frequency Scaling]] processors.
Addressing the power cost of switching overhead in [[DVFS|Dynamic Voltage and Frequency Scaling]] processors.


[http://systems.cs.colorado.edu/EnergyEfficientComputing/os_power_computing.htm DVFS information from the University of Colorado]
*[http://systems.cs.colorado.edu/EnergyEfficientComputing/os_power_computing.htm DVFS information from the University of Colorado]
 
*[http://moss.csc.ncsu.edu/~mueller/ftp/pub/mueller/papers/lctes05.pdf Zhu, Mueller, Feedback EDF Scheduling Exploiting Hardware-Assisted
Asynchronous Dynamic Voltage Scaling, North Carolina State University]

Revision as of 23:51, 17 February 2007

Addressing the power cost of switching overhead in Dynamic Voltage and Frequency Scaling processors.

Asynchronous Dynamic Voltage Scaling, North Carolina State University]